

FIG. 1





FIG. 2-1






FIG. 2-3




FIG. 2-4

AMBAI31:01

MBUSI31:01

SBUSI31:01

SEQ#_event_response
 FBI_event_response
 sram_event_response
 sdram_event_response
 amba_event_response

Context Event Arbiter

uengine controller

uPC_1

uPC_2

uPC_3

uPC_4

decode


immediate_data

address

control store
 1024 words

32bit words

FIG. 3-1






FIG. 3-2




FIG. 3A

CONTEXT

Context Descriptors:

- ### 1) Wake-up Events (Bits 8-15)

0 = kill

1 = voluntary

2 = SRAM

4 = SDRAM

8 = FBI

16 = INTER THREAD

32 = PCI DMA 1

64 = PCI_DMA_2

$$128 = \overline{\text{SEQ}} \overline{\text{NUM}} \text{LSB}$$

- 2) db -> branch defer amount (Bit 17)

- 3) $va \rightarrow$ value of sequence number (Bit 7)

- #### 4) *OPCODE Bits (29-31)*

- 5) *cxt_cmd*

FIG. 3B




FIG. 3C



FIG. 4-1




FIG. 4-2




FIG. 4A




FIG. 4B





FIG. 5-1



Note: Address: 22 bits
 Comment: 4 bits
 Src/Dst: 6 bits

Supported Comments:

- Read 1 questword
- Read 8 questwords
- Write 1 questword
- Write 8 questwords
- Read/Lock
- Write/Unlock
- Unlock
- Reserve n locks
- Insert Queue Element
- Remove Queue Element

FIG. 5-2




FIG. 5A




FIG. 6-1




FIG. 6-2





FIG. 6-3



ATU Notes:

- a) Core to FboxRegs:
use sram_push_data_bus
- b) Core to FBI Regs:
use private ATU/FBI
cmd/data bus
- c) Core reads FboxRegs:
use SRAM_pull_data_bus
- d) Core reads FBIRegs:
use sram_push_data_bus
(makes sram appear like
another Fbox to FBI on
sram_push_bus)


```

Cmd_Req_R<2:0>
000 none
001 Sram Chain
010 SDR chain
011 Sram
100 SDR
101 FBI
110 PCI
111

Tx_CMD_drv_en_R<1:0>
0 none
1 grant


```

FIG. 6-4



$Sdram_puXX_addr_R<6:0>$	$Sram_puXX_addr_R<4:0>$
$[4:0] xfer_reg_addr$	$[4:0] xfer_reg_addr$
if not TFIFO	
$[6:0] TFIFO_addr$	
$Sdram_puXX_ID_R<3:0>$	$Sram_puXX_ID_R<3:0>$
0-5 Fboxes	0-5 Fboxes
8-13 Fboxes-csr	8-13 Fboxes-csr
6 fbi	6 fbi
15 nop	15 nop

FIG. 6-5



Fbox Branch/Ctx Choices	
<i>T_Cmd_type_R<2:0></i>	1) FBI_sdone <i>br / ctx</i>
000: bus idle	2) FBI_auto_push <i>br / ctx</i>
001: SDRAM	3) lthread_sdone <i>br / ctx</i>
010: SRAM	4) signal_rec_cxt <i>br / ctx</i>
011: SRAM-csr	5) Seq#1_change (flag) <i>br / ctx</i>
100: PCI	6) Seq#2_change (flag) <i>br / ctx</i>
101: reserved	7) SRAM_sdone <i>br / ctx</i>
110: FBI	8) SDRAM_sdone <i>br / ctx</i>
111: Scratch	9) volunteer_cxx_swap <i>ctx</i>
	10) Rec_req_available (flag) <i>br</i>
	11) SDRAM rd parity en (flag) <i>br</i>
	12) Fbox_push_protect <i>br</i>
	13) ccodes, contexts and kill

FIG. 6-6